SystemVerilog Assertions and Functional Co...

Dekorationsartikel gehören nicht zum Leistungsumfang.

Sprache: Englisch

137,95 €*

inkl. MwSt.

Versandkostenfrei per Post / DHL

Lieferzeit 1-2 Wochen

Kategorien:

Der Artikel ist nicht in deutscher Sprache verfasst.
Die Sprache der Produktbeschreibung und Details kann in Englisch angegeben sein. Sollten Sie Verständnisprobleme haben, wenden Sie sich gerne an uns.

Beschreibung

This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ¿have we functionally verified everything¿. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug.

Über den Autor

Ashok Mehta is a senior manager in TSMC's CPU/SoC Architecture and Methodology group working on System and 3DIC design projects. In the past, Ashok worked in engineering and management positions at DEC, Data General, Intel and AMCC. He has extensive experience in Design/Verification of complex SoC and Processor devices. He holds nine US patents on ESL and 3DIC designs. Ashok holds a MSEE from University of Missouri.

Zusammenfassung

Covers both SystemVerilog Assertions and Sytem Verilog Functional Coverage language and methodologies

Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies

Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example

Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book

Includes supplementary material: [...]

Inhaltsverzeichnis

Introduction.- System Verilog Assertions.- Immediate Assertions.- Concurrent Assertions - Basics (sequence, property, assert).- Sampled Value Functions $rose, $fell.- Operators.- System Functions and Tasks.- Multiple clocks.- Local Variables.- Recursive property.- Detecting and using endpoint of a sequence.- 'expect'.- 'assume' and formal (static functional) verification.- Other important topics.- Asynchronous Assertions !!!.- IEEE-1800-2009 Features.- SystemVerilog Assertions LABs.- System Verilog Assertions - LAB Answers.- Functional Coverage.- Performance Implications of coverage methodology.- Coverage Options (Reference material).

Details

Erscheinungsjahr:	2013
Fachbereich:	Nachrichtentechnik
Genre:	Importe , Technik
Rubrik:	Naturwissenschaften & Technik
Medium:	Buch
ISBN-13:	9781461473237
ISBN-10:	1461473233
Sprache:	Englisch
Herstellernummer:	86176917
Einband:	Gebunden
Autor:	Mehta, Ashok B.
Hersteller:	Springer US Springer New York
Verantwortliche Person für die EU:	preigu, Ansas Meyer, Lengericher Landstr. 19, D-49078 Osnabrück, mail@preigu.de
Maße:	241 x 160 x 26 mm
Von/Mit:	Ashok B. Mehta
Erscheinungsdatum:	06.08.2013
Gewicht:	0,752 kg

Artikel-ID: 105903601