High Speed Serdes Devices and Applications

Dekorationsartikel gehören nicht zum Leistungsumfang.

Sprache: Englisch

178,95 €*

inkl. MwSt.

Versandkostenfrei per Post / DHL

Lieferzeit 2-4 Werktage

Kategorien:

Der Artikel ist nicht in deutscher Sprache verfasst.
Die Sprache der Produktbeschreibung und Details kann in Englisch angegeben sein. Sollten Sie Verständnisprobleme haben, wenden Sie sich gerne an uns.

Beschreibung

The simplest method of transferring data through the inputs or outputs of a silicon chip is to directly connect each bit of the datapath from one chip to the next chip. Once upon a time this was an acceptable approach. However, one aspect (and perhaps the only aspect) of chip design which has not changed during the career of the authors is Moore¿s Law, which has dictated substantial increases in the number of circuits that can be manufactured on a chip. The pin densities of chip packaging technologies have not increased at the same pace as has silicon density, and this has led to a prevalence of High Speed Serdes (HSS) devices as an inherent part of almost any chip design. HSS devices are the dominant form of input/output for many (if not most) high-integration chips, moving serial data between chips at speeds up to 10 Gbps and beyond. Chip designers with a background in digital logic design tend to view HSS devices as simply complex digital input/output cells. This view ignores the complexity associated with serially moving billions of bits of data per second. At these data rates, the assumptions associated with digital signals break down and analog factors demand consideration. The chip designer who oversimplifies the problem does so at his or her own peril.

Zusammenfassung

Provides information on the features and functions typically found on HSS devices

Explains how HSS devices are used in protocol applications

Describes the features, functions, and considerations associated with designing and analyzing a reference clock distribution network

Includes information on how to test HSS hardware and analyze signal integrity

Discusses special topics related to design kits for HSS cores

Inhaltsverzeichnis

Serdes Concepts.- HSS Features and Functions.- HSS Architecture and Design.- Protocol Logic and Specifications.- Overview of Protocol Standards.- Reference Clocks.- Test and Diagnostics.- Signal Integrity.- Power Analysis.- Chip Integration.

Details

Erscheinungsjahr:	2010
Fachbereich:	Nachrichtentechnik
Genre:	Importe , Technik
Rubrik:	Naturwissenschaften & Technik
Medium:	Taschenbuch
Inhalt:	xiv 490 S. 20 s/w Illustr. 490 p. 20 illus.
ISBN-13:	9781441946416
ISBN-10:	1441946411
Sprache:	Englisch
Einband:	Kartoniert / Broschiert
Autor:	Stauffer, David Robert Mechler, Jeanne Trinko Sorna, Michael A. Rockrohr, James Donald Ogilvie, Clarence Rosser Mohammad, Amanullah Dramstad, Kent
Auflage:	Softcover reprint of hardcover 1st edition 2009
Hersteller:	Springer US
Verantwortliche Person für die EU:	Springer Verlag GmbH, Tiergartenstr. 17, D-69121 Heidelberg, juergen.hartmann@springer.com
Maße:	235 x 155 x 27 mm
Von/Mit:	David Robert Stauffer (u. a.)
Erscheinungsdatum:	05.11.2010
Gewicht:	0,75 kg

Artikel-ID: 107152092