Zum Hauptinhalt springen Zur Suche springen Zur Hauptnavigation springen
Beschreibung
This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. It also describes some well established techniques and then details the latest approaches to low power design. These leading edge techniques include power gating and adaptive voltage scaling. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools. All of the methods used have been proven in test chips jointly developed by Synopsys and ARM.
This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. It also describes some well established techniques and then details the latest approaches to low power design. These leading edge techniques include power gating and adaptive voltage scaling. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools. All of the methods used have been proven in test chips jointly developed by Synopsys and ARM.
Über den Autor
ABOUT THE AUTHORS:

Michael Keating is a Synopsys Fellow in the company's Advanced Technology Group, focusing on IP development methodology, hardware and software design quality and low power design.

David Flynn is an ARM R&D Fellow and has been with the company since 1991, specializing in low power System-on-Chip IP deployment and methodology.

Robert Aitken is an ARM R&D Fellow. His areas of responsibility include memory architecture, design for testability and design for manufacturability.

Alan Gibbons is a Principal Engineer at Synopsys, with a focus on development of advanced methodology and technology for ARM processor-based system design.

Kaijian Shi is a Principal Consultant in the Professional Services Group of Synopsys, specializing in low power design methodology and implementation.
Zusammenfassung
This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. It also describes some well established techniques and then details the latest approaches to low power design. These leading edge techniques include power gating and adaptive voltage scaling. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools. All of the methods used have been proven in test chips jointly developed by Synopsys and ARM.
Inhaltsverzeichnis
Standard Low Power Methods.- Multi-Voltage Design.- Power Gating Overview.- Designing Power Gating.- Architectural Issues for Power Gating.- A Power Gating Example.- IP Design for Low Power.- Frequency and Voltage Scaling Design.- Examples of Voltage and Frequency Scaling Design.- Implementing Multi-Voltage, Power Gated Designs.- Physical Libraries.- Retention Register Design.- Design of the Power Switching Network.
Details
Erscheinungsjahr: 2011
Fachbereich: Nachrichtentechnik
Genre: Importe, Technik
Rubrik: Naturwissenschaften & Technik
Medium: Taschenbuch
Reihe: Integrated Circuits and Systems
Inhalt: xvi
300 S.
ISBN-13: 9781441944184
ISBN-10: 1441944184
Sprache: Englisch
Einband: Kartoniert / Broschiert
Autor: Flynn, David
Aitken, Rob
Gibbons, Alan
Shi, Kaijian
Hersteller: Springer
Springer US, New York, N.Y.
Integrated Circuits and Systems
Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, D-69121 Heidelberg, juergen.hartmann@springer.com
Maße: 235 x 155 x 18 mm
Von/Mit: David Flynn (u. a.)
Erscheinungsdatum: 26.05.2011
Gewicht: 0,487 kg
Artikel-ID: 107006311