91,65 €*
Versandkostenfrei per Post / DHL
Lieferzeit 1-2 Wochen
Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;
Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;
Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;
Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.
The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers.
Mark Glasser
Cerebras Systems
Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;
Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;
Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;
Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.
The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers.
Mark Glasser
Cerebras Systems
Ashok Mehta is an ASIC/CPU design and verification engineer with over 30 years of experience in the semiconductor industry. He has worked at companies such as DEC, Data General, Intel, Applied Micro and TSMC. He was an early member of the Verilog technical subcommittees. He is the holder of 19 US Patents in the field of ASIC and 3DIC design and verification. He is also the author of two popular books, one on "SystemVerilog Assertions and Functional Coverage" and second on "ASIC Functional Design Verification - A guide to technologies and methodologies". His current interest include 3DIC semiconductor design verification, System Level Modeling (Virtual Platform) and verification methodologies in general.
Provides comprehensive coverage of the entire IEEE standard SystemVerilog language
Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features
Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online
Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs
Introduction.- Data Types.- Arrays.- Queues.- Structures.- Packages.- Class.- SystemVerilog 'module'.- SystemVerilog 'program'.- Interfaces.- Operators.- Constrained Random Test Generation and Verification.- SystemVerilog Assertions.- Functional Coverage.- SystemVerilog Processes.- Procedural programming statements.- Processes.- Tasks and Functions.- Clocking Blocks.- Checkers.- Inter-process communication and synchronization.- Utility System tasks and functions.
| Erscheinungsjahr: | 2022 |
|---|---|
| Fachbereich: | Nachrichtentechnik |
| Genre: | Technik |
| Rubrik: | Naturwissenschaften & Technik |
| Medium: | Taschenbuch |
| Inhalt: |
xxxv
852 S. 8 s/w Illustr. 148 farbige Illustr. 852 p. 156 illus. 148 illus. in color. |
| ISBN-13: | 9783030713218 |
| ISBN-10: | 3030713210 |
| Sprache: | Englisch |
| Ausstattung / Beilage: | Paperback |
| Einband: | Kartoniert / Broschiert |
| Autor: | Mehta, Ashok B. |
| Auflage: | 1st ed. 2021 |
| Hersteller: | Springer International Publishing |
| Maße: | 235 x 155 x 45 mm |
| Von/Mit: | Ashok B. Mehta |
| Erscheinungsdatum: | 08.07.2022 |
| Gewicht: | 1,478 kg |
Ashok Mehta is an ASIC/CPU design and verification engineer with over 30 years of experience in the semiconductor industry. He has worked at companies such as DEC, Data General, Intel, Applied Micro and TSMC. He was an early member of the Verilog technical subcommittees. He is the holder of 19 US Patents in the field of ASIC and 3DIC design and verification. He is also the author of two popular books, one on "SystemVerilog Assertions and Functional Coverage" and second on "ASIC Functional Design Verification - A guide to technologies and methodologies". His current interest include 3DIC semiconductor design verification, System Level Modeling (Virtual Platform) and verification methodologies in general.
Provides comprehensive coverage of the entire IEEE standard SystemVerilog language
Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features
Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online
Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs
Introduction.- Data Types.- Arrays.- Queues.- Structures.- Packages.- Class.- SystemVerilog 'module'.- SystemVerilog 'program'.- Interfaces.- Operators.- Constrained Random Test Generation and Verification.- SystemVerilog Assertions.- Functional Coverage.- SystemVerilog Processes.- Procedural programming statements.- Processes.- Tasks and Functions.- Clocking Blocks.- Checkers.- Inter-process communication and synchronization.- Utility System tasks and functions.
| Erscheinungsjahr: | 2022 |
|---|---|
| Fachbereich: | Nachrichtentechnik |
| Genre: | Technik |
| Rubrik: | Naturwissenschaften & Technik |
| Medium: | Taschenbuch |
| Inhalt: |
xxxv
852 S. 8 s/w Illustr. 148 farbige Illustr. 852 p. 156 illus. 148 illus. in color. |
| ISBN-13: | 9783030713218 |
| ISBN-10: | 3030713210 |
| Sprache: | Englisch |
| Ausstattung / Beilage: | Paperback |
| Einband: | Kartoniert / Broschiert |
| Autor: | Mehta, Ashok B. |
| Auflage: | 1st ed. 2021 |
| Hersteller: | Springer International Publishing |
| Maße: | 235 x 155 x 45 mm |
| Von/Mit: | Ashok B. Mehta |
| Erscheinungsdatum: | 08.07.2022 |
| Gewicht: | 1,478 kg |
Ähnliche Produkte
Lieferzeit 4-7 Werktage
Lieferzeit 2-4 Werktage
Aktuell nicht verfügbar
Aktuell nicht verfügbar
Lieferzeit 1-2 Wochen
Lieferzeit 1-2 Werktage
Lieferzeit 1-2 Werktage
Lieferzeit 1-2 Wochen