FPGA-BASED Hardware Accelerators

Um unseren Shop nutzen zu können, müssen Sie Javascript in Ihrem Browser aktivieren.

Dekorationsartikel gehören nicht zum Leistungsumfang.

Sprache: Englisch

106,95 €*

inkl. MwSt.

Versandkostenfrei per Post / DHL

Lieferzeit 4-7 Werktage

Sie können kein Produkt in den Warenkorb legen, da Javascript und technisch notwendige Cookies aktiviert sein müssen.

Kategorien:

Der Artikel ist nicht in deutscher Sprache verfasst.
Die Sprache der Produktbeschreibung und Details kann in Englisch angegeben sein. Sollten Sie Verständnisprobleme haben, wenden Sie sich gerne an uns.

Beschreibung

This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design.

Zusammenfassung

The book describes design and implementations of FPGA (Field-Programmable Gate Arrays)/PSoC (Programmable Systems-on-Chip) hardware accelerators

Focus is on hardware accelerators for data/information processing and combinatorial optimization

The presented material will be supported by numerous practical examples with demonstration of the results using recent prototyping systems from Xilinx

Inhaltsverzeichnis

Reconfigurable devices and design tools.- Architectures of FPGA-based hardware accelerators and design techniques.- Hardware accelerators for data search.- Hardware accelerators for data sort.- FPGA-based hardware accelerators for selected computational problems.- Hardware/software co-design.

Details

Erscheinungsjahr:	2020
Fachbereich:	Nachrichtentechnik
Genre:	Technik
Rubrik:	Naturwissenschaften & Technik
Medium:	Taschenbuch
Seiten:	264
Reihe:	Lecture Notes in Electrical Engineering
Inhalt:	xvi 245 S.
ISBN-13:	9783030207236
ISBN-10:	3030207234
Sprache:	Englisch
Ausstattung / Beilage:	Paperback
Einband:	Kartoniert / Broschiert
Autor:	Sklyarov, Valery Skliarova, Iouliia
Auflage:	1st ed. 2019
Hersteller:	Springer International Publishing Springer International Publishing AG Lecture Notes in Electrical Engineering
Maße:	235 x 155 x 15 mm
Von/Mit:	Valery Sklyarov (u. a.)
Erscheinungsdatum:	14.08.2020
Gewicht:	0,406 kg