Zum Hauptinhalt springen Zur Suche springen Zur Hauptnavigation springen
Beschreibung
Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies. After reading this book, readers will be prepared to introduce FV in their organization and effectively deploy FV techniques to increase design and validation productivity.
Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies. After reading this book, readers will be prepared to introduce FV in their organization and effectively deploy FV techniques to increase design and validation productivity.
Inhaltsverzeichnis
  1. Formal Verification: From Dreams to Reality
  2. Basic Formal Verification Algorithms
  3. Introduction to SystemVerilog Assertions
  4. Formal Property Verification
  5. Effective FPV For Design Exercise
  6. Effective FPV for Verification
  7. FPV "Apps” for Specific SOC Problems
  8. Formal Equivalence Verification
  9. Formal Verification's Greatest Bloopers: The Danger of False Positives
  10. Dealing with Complexity
  11. Your New FV-Aware Lifestyle
Details
Fachbereich: Nachrichtentechnik
Genre: Technik
Rubrik: Naturwissenschaften & Technik
Medium: Taschenbuch
ISBN-13: 9780128007273
ISBN-10: 0128007273
Sprache: Englisch
Herstellernummer: C2013-0-18672-2
Autor: Seligman, Erik
Schubert, Tom
Kumar, M V Achutha Kiran
Hersteller: Morgan Kaufmann
Verantwortliche Person für die EU: preigu, Ansas Meyer, Lengericher Landstr. 19, D-49078 Osnabrück, mail@preigu.de
Maße: 19 x 186 x 232 mm
Von/Mit: Erik Seligman (u. a.)
Gewicht: 0,788 kg
Artikel-ID: 132586526

Ähnliche Produkte

Taschenbuch

72,25 €* UVP 85,59 €

Lieferzeit 2-4 Werktage