Dekorationsartikel gehören nicht zum Leistungsumfang.
Embedded SoPC Design with Nios II Processor and Verilog Examples
Buch von Pong P Chu
Sprache: Englisch

156,50 €*

inkl. MwSt.

Versandkostenfrei per Post / DHL

Aktuell nicht verfügbar

Kategorien:
Beschreibung
This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers.
This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers.
Über den Autor

DR. PONG P. CHU is Associate Professor in the Department of Electrical and Computer Engineering at Cleveland State University in Ohio. He has taught undergraduate- and graduate-level digital systems and computer architecture courses for more than a decade and has received instructional grants from the National Science Foundation and Cleveland State University.

Inhaltsverzeichnis
Preface

Acknowledgments

1 Overview of Embedded System

PART I: BASIC DIGITAL CIRCUITS DEVELOPMENT

2 Gate-level Combinational Circuit

3 Overview of FPGA and EDA Software

4 RT-level Combinational Circuit

5 Regular Sequential Circuit

6 FSM

7 FSMD

8 Selected Topics of Verilog

PART II: BASIC NOIS II SOFTWARE DEVELOPMENT

9 Nios II Processor Overview

10 NIOS II System Derivation and Low-Level Access

11 Predesigned Nios II I/O Peripherals

12 Predesigned Nios II I/O Drivers and HAL API

13 Interrupt and ISR

PART III: CUSTOM I/O PERIPHERAL DEVELOPMENT

14 Custom I/O Peripheral with P/O Cores

15 Avalon Interconnect and SOPC Component

16 SRAM and SDRAM Controllers

17 PS2 Keyboard and Mouse

18 VGA Controller

19 Audio Codec Controller

20 SD Card Controller

PART IV: HARDWARE ACCLERATOR CASE STUDIES

21 GCD Accelerator

22 Mandelbrot Set Fractal Accelerator

23 Direct Digital Frequency Synthesis

References

Topic Index
Details
Erscheinungsjahr: 2012
Fachbereich: Nachrichtentechnik
Genre: Technik
Rubrik: Naturwissenschaften & Technik
Medium: Buch
Seiten: 782
Inhalt: 650 S.
ISBN-13: 9781118011034
ISBN-10: 1118011031
Sprache: Englisch
Einband: Gebunden
Autor: Chu, Pong P
Hersteller: Wiley
John Wiley & Sons
Maße: 261 x 182 x 50 mm
Von/Mit: Pong P Chu
Erscheinungsdatum: 30.04.2012
Gewicht: 1,484 kg
preigu-id: 107050149
Über den Autor

DR. PONG P. CHU is Associate Professor in the Department of Electrical and Computer Engineering at Cleveland State University in Ohio. He has taught undergraduate- and graduate-level digital systems and computer architecture courses for more than a decade and has received instructional grants from the National Science Foundation and Cleveland State University.

Inhaltsverzeichnis
Preface

Acknowledgments

1 Overview of Embedded System

PART I: BASIC DIGITAL CIRCUITS DEVELOPMENT

2 Gate-level Combinational Circuit

3 Overview of FPGA and EDA Software

4 RT-level Combinational Circuit

5 Regular Sequential Circuit

6 FSM

7 FSMD

8 Selected Topics of Verilog

PART II: BASIC NOIS II SOFTWARE DEVELOPMENT

9 Nios II Processor Overview

10 NIOS II System Derivation and Low-Level Access

11 Predesigned Nios II I/O Peripherals

12 Predesigned Nios II I/O Drivers and HAL API

13 Interrupt and ISR

PART III: CUSTOM I/O PERIPHERAL DEVELOPMENT

14 Custom I/O Peripheral with P/O Cores

15 Avalon Interconnect and SOPC Component

16 SRAM and SDRAM Controllers

17 PS2 Keyboard and Mouse

18 VGA Controller

19 Audio Codec Controller

20 SD Card Controller

PART IV: HARDWARE ACCLERATOR CASE STUDIES

21 GCD Accelerator

22 Mandelbrot Set Fractal Accelerator

23 Direct Digital Frequency Synthesis

References

Topic Index
Details
Erscheinungsjahr: 2012
Fachbereich: Nachrichtentechnik
Genre: Technik
Rubrik: Naturwissenschaften & Technik
Medium: Buch
Seiten: 782
Inhalt: 650 S.
ISBN-13: 9781118011034
ISBN-10: 1118011031
Sprache: Englisch
Einband: Gebunden
Autor: Chu, Pong P
Hersteller: Wiley
John Wiley & Sons
Maße: 261 x 182 x 50 mm
Von/Mit: Pong P Chu
Erscheinungsdatum: 30.04.2012
Gewicht: 1,484 kg
preigu-id: 107050149
Warnhinweis

Ähnliche Produkte

Ähnliche Produkte