Vaibbhav Taraate: ASIC Design and Synthesis

Cover: 9789813346444 | ASIC Design and Synthesis | RTL Design Using Verilog | Taraate | Buch

Dekorationsartikel gehören nicht zum Leistungsumfang.

Sprache: Englisch

139,09 €*

inkl. MwSt.

Versandkostenfrei per Post / DHL

Aktuell nicht verfügbar

Kategorien:

Der Artikel ist nicht in deutscher Sprache verfasst.
Die Sprache der Produktbeschreibung und Details kann in Englisch angegeben sein. Sollten Sie Verständnisprobleme haben, wenden Sie sich gerne an uns.

Beschreibung

This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.

Über den Autor

Vaibbhav Taraate is an entrepreneur and mentor at "1 Rupee S T". He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog , VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

Zusammenfassung

Unique to interpretation of ASIC design using Verilog

Practical ASIC design scenarios and issues and helpful to professionals

More than 150 practical examples for ASIC design, Synthesis and timing analysis

Key case studies in the generic form and design synthesis and timing closure for ASIC

Inhaltsverzeichnis

Chapter 1. Introduction.- Chapter 2. Design using CMOS.- Chapter 3. ASIC design synthesis for combinational design (RTL using VHDL).- Chapter 4. ASIC Design and synthesis of complex combinational logic (RTL using VHDL).- Chapter 5. ASIC Design and synthesis of sequential logic (RTL using VHDL).- Chapter 6. ASIC design guidelines.- Chapter 7. ASIC RTL Verification.- Chapter 8. FSM using VHDL and synthesis.- Chapter 9. ASIC design improvement techniques.- Chapter 10. ASIC Synthesis using Synopsys DC.- Chapter 11. Design for Testability.- Chapter 12. Static timing analysis.- Chapter 13. Multiple Clock domain designs.- Chapter 14. Low power ASIC design.- Chapter 15. ASIC Physical design.

Details

Erscheinungsjahr:	2022
Fachbereich:	Nachrichtentechnik
Genre:	Technik
Rubrik:	Naturwissenschaften & Technik
Medium:	Taschenbuch
Inhalt:	xxi 330 S. 127 s/w Illustr. 184 farbige Illustr. 330 p. 311 illus. 184 illus. in color.
ISBN-13:	9789813346444
ISBN-10:	9813346442
Sprache:	Englisch
Ausstattung / Beilage:	Paperback
Einband:	Kartoniert / Broschiert
Autor:	Taraate, Vaibbhav
Auflage:	1st ed. 2021
Hersteller:	Springer Singapore Springer Nature Singapore
Maße:	235 x 155 x 20 mm
Von/Mit:	Vaibbhav Taraate
Erscheinungsdatum:	08.01.2022
Gewicht:	0,534 kg

Artikel-ID: 120928868